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Abstract
Sirius is a Synchrotron Light Source Facility based on a
4th generation low emittance storage ring. The facility is
presently in the final assembly phase in Campinas, Brazil,
and comprises a 3GeV electron storage ring, a full energy
Booster and a 150MeV Linac. The Booster RF system is
based on a single 5-cell RF cavity driven by a 45 kW ampli-
fier at 500MHz and is designed to operate at 2Hz repetition
rate. The storage ring will initially use one normal con-
ducting 7-cell RF cavity and, in the final configuration, will
comprise two superconducting cavities, each one driven by
a 240 kW RF amplifier. A digital LLRF system based on
ALBA DLLRF has been designed and commissioned to
control both normal conducting and future superconducting
RF configurations. The first DLLRF system is already in
operation in the injector Booster. This paper presents an
overview of the performance of the control loops in high
power operation and the results of the Booster DLLRF com-
missioning. It also shows the integration of DLLRF with the
RF system as well as other utilities of the system such as auto-
matic start-up, conditioning, fast interlocks and post-mortem
analysis.
INTRODUCTION
Sirius is the new 4th generation 3GeV low emittance light
source under construction at the Brazilian Synchrotron Light
Laboratory (LNLS). The storage ring natural emittance of
0.25 nm rad is reached with twenty 5BA lattice cells and it
can be further reduced to 0.15 nm rad as insertion devices
are added. The Sirius injector consists of a 150MeV linear
accelerator and a full energy synchrotron Booster installed
in the same tunnel and concentric with the storage ring. The
installation and commissioning of Linac was finished in
2018. Currently, the Booster is being commissioned in high
energy [1].
In its final configuration the storage ring RF system will
include two superconducting cavities, each one driven by
240 kW solid state power amplifiers (SSPA) at 500MHz.
However, a 7-cell RF cavity will be used for commissioning
and initial beamlines operation, driven by a 120 kW SSPA.
The Booster RF system is based on a 5-cell RF cavity driven
by a 45 kW SSPA.
A digital low level RF (DLLRF) capable of controlling
these three types of cavities has been designed and assem-
bled based on the ALBA’s mature design to achieve 0.1%
amplitude and 0.1 ◦ phase stability under normal operating
conditions.
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ALBA’s DLLRF is based on commercial-off-the-shelf
hardware and different versions of that design are currently
in operation in other facilities like MAX-IV, SOLARIS and
Diamond (DLS) [2–4]. Sirius DLLRF uses a commercial de-
vice, a PicoDigitizer fromNutaq [5], as the central core of the
system. The PicoDigitizer includes a Virtex-6 FPGA moth-
erboard with ADC and DAC FMC boards. Communication
with the FPGA motherboard is done via Gigabit-Ethernet
and accessing an embedded Linux processor of the FPGA.
SIRIUS DLLRF HARDWARE
Fig. 1 shows the main hardware components of the
DLLRF and the interaction between different RF and dig-
ital signals of the subsystems, such as Front Ends, Digital
Patch Panel, PicoDigitizer and Preamplifier. Sirius DLLRF
hardware includes:
• The PicoDigitizer that houses the FPGA motherboard
and ADC/DAC FMC boards.
• Mestor interface with digital GPIO bus.
• Front ends for up and down conversion of RF signals.
• A clock generator based on a frequency divider ensur-
ing synchronization with Master Oscillator (MO).
• Patch Panels with connector and level adapters between
DLLRF and RF plant subsystems.
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Figure 1: Main hardware components of Sirius DLLRF.
Fig. 2 shows the front and rear panels of themain hardware
components of the Sirius DLLRF.
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Figure 2: Front and Rear Panels of the Sirius Booster DLLRF
components.
The PicoDigitizer has a Virtex-6 SX315T FPGA and two
FMCboards: a 16-channel 14-bit 125MSPSADCboard and
a 8-channel 16-bit 250MSPS DAC board. The resolution
of the ADCs are better than 0.06% rms in amplitude and
0.04 ◦ rms in phase and the signal to noise ratio is better
than 70 dB [2]. It also includes an interface module, the
Mestor expansion board, with a 32 bit GPIO bus that is
used for digital interfaces with other subsystems like motor
controller, vacuum controllers, timing and control system.
The Digital Patch Panel adapts the level of the GPIO bus
signals (LVTTL) to whatever digital level required by the
other subsystems: dry contact, open collector, TTL, PLC
24V, etc.
Front Ends and Timing System
TheDown-Conversion Front End transforms the 500MHz
signals into 20.83MHz Intermediate Frequency (IF) signals
by mixing with 479.16MHz Local Oscillator (LO) signal.
The IF signals are sampled by the PicoDigitizer ADCs at
four times the IF frequency, condition required to perform
an IQ-demodulation.
The IF control signals provided by the PicoDigitizer DACs
is mixed with LO, filtered and amplified to generate the
500MHz RF signals in the Up-Conversion Front End. Also,
there is a RF PIN switch in the Up-Conversion unit that can
be triggered by an interlock. These switches are opened in
less than 1 µs if an interlock is detected.
The IF frequency required to generate the LO of
479.16MHz is provided by a Frequency Divider (Valon Fre-
quency Divider 3010). The input of this device is the MO
and it provides up to three outputs that can be equal to the
input frequency divided by integers between 1 and 32. The
Valon Frequency Divider is used to provide the clock signal
for the FPGA and ADCs/DACs equals to the MO divided
by 6.
The Front End supplies SMA test points in the front panels
as shown in Fig. 2 for testing purposes. They are connected
through directional couplers to the main RF signals of the
DLLRF.
Pre-Front End
The Pre-Front End is the first stage of the RF signal path.
There are two Pre-Front End units in each DLLRF system to
handle all 16 RF channels available. Each unit consists of 8
isolated input channels and its main function is to adjust the
500MHz RF signals to ensure that the RF power does not
exceed the maximum input level of the Front End modules.
The front panel provides a coupled signal for each input
channel for monitoring purposes. In addition, a DC voltage
signal is provided for the Sirius Personal Protection System
which can be used to inform when there is RF power inside
the tunnel.
Calibration System
The Calibration System hardware is designed to measure
the RF power of an incoming signal and provide a measure-
ment of the power level in dBm. It has 16 RF input ports
and its main function is to provide EPICS variables with the
measurement of the power level at each of these ports.
Mini-Circuits’s ZX47-40LN RF power detector is used to
measure the power of each RF signal. A 12-bit Analog De-
vices ADC AD7923 and a BeagleBone Black (BBB) single-
board computer are used to provide the digitized readings
from the detector in EPICS variables.
The LLRF Calibration System was designed to assist in
the calibration procedure of the RF signals. The main task
is to convert the PicoDigitizer ADCs readings in mV to RF
power units, such as dBm or W. The Calibration System
is ready to measure the RF signals from the Pre-Front End
monitoring channels. A Python script is responsible for
adjusting the RF system variables and reading back the RF
power from the PicoDigitizer inmV and from the Calibration
System in dBm for a range of power level steps. A fourth-
degree polynomial curve is used to fit these two data to find
the best conversion function.
Preamplifier
The preamplifier unit is the first amplification stage of the
RF Drive signals from the up-conversion Front End before
being delivered to the SSPA. This device have two isolated
channels with 20 dB gain and can provide up to 2Wof output
power in each channel. In addition, it includes a RF switch
that can be triggered by the RF Interlock System.
RF Patch Panel and RF cables
The RF patch panel is meant to facilitate the cable connec-
tions of Input and Output RF signals between the DLLRF
Rack and other RF subsystems, such as SSPA, RF Cavity
and Circulator. Double shielded RG316 coaxial cables are
used to connect RF crates units inside the DLLRF Rack to
ensure a better signal integrity and isolation.
SIRIUS DLLRF FIRMWARE
Sirius DLLRF firmware has many features that has been
useful for machine operation [5], which includes:
• Cavity configuration according to its type such as Su-
perconducting and Multi-cell or Single-cell Normal
Conducting cavities.
• IQ Digital Demodulation.
• PI Loops for Cavity Voltage Control in IQ (rectangular)
or Polar loops in case amplitude and phase loops needs
to be adjusted independently.
• Phase Shifters and Gain control on each DAC’s outputs
and ADC’s inputs.
• Booster Ramping at 2Hz cycle.
• Tuning and Field Flatness Loop for cavity resonance
and field distribution control.
• Automatic Start-up for a faster recovery of the RF Sys-
tem.
• Automatic Conditioning to speed up the conditioning
process of the cavity according to the vacuum level.
• Fast Interlocks and Fast Data Logger for Machine Pro-
tection and post-mortem analysis.
DLLRF CONTROL SYSTEM
The integration of the LLRF system to the machine’s
control platform requires an EPICS IOC. The development
of this IOC started from a basecode provided by DLS and is
still underway. Although several customization have been
made in recent months and there is already implemented an
operational version of the IOC, many improvements are still
pending.
Concerning the GUI screens for the DLLRF operation,
current implementation evolved from EDM screens also
created at DLS. Due to the convenience of standardizing
the GUI of the operation programs a complete migration
to CS-Studio (BOY) was undertaken after a few months of
development. As the commissioning phase advances, LLRF
screens will be modified to become more intuitive in such a
way to address all operation requirements.
DLLRF PERFORMANCE EVALUATION
Currently, the commissioning of the Booster 5-cell RF
cavity is in its final steps and 45 kW CW forward power has
been reached.
Th Booster ramp tests at 2Hz cycle are underway and the
system is working as expected. Fig. 3 shows a measurement
of the cavity gap voltage during the Booster 2Hz ramp.
The Slow Loop PI parameters were defined according to
a criteria of a overshooting less than 0.5 dB on the feedback
signal : kp = 10 and ki = 4100. Further measurements and
tests have to be performed to estimate the transfer function
of Booster RF plant to find the best parameters.
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Figure 3: Booster 2Hz cavity voltage ramp.
Fig. 4 shows a normalized FFT of the DLLRF ADCs raw
data collected by the Fast Data Logger in open and closed
loop (slow IQ-loop). These results shows a better frequency
response around IF band in closed loop.
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Figure 4: Normalized FFT of raw ADC data in open and
closed loop.
CONCLUSION
The first version of the DLLRF System was assembled
in 2017 and the second version is being commissioned in
2019 as the RF subsystems are installed. One of the biggest
advantages of using a flexible and modular FPGA based
platform is that it allows the addition of extra features to the
DLLRF as the operation with the RF systems progresses.
Sirius Booster RF system is already installed and it is in the
final commissioning stage. During the commissioning pro-
cedure, the DLLRF has reached the expected specification.
Additional tests will be performed to evaluate the maximum
system capacity.
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